Regviz

NXP Semiconductors /LPC13Uxx /SYSCON /USBCLKCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as USBCLKCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC15xx/SYSCON/USBCLKCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (UNDER_HARDWARE_CONTR)AP_CLK 0 (FALLING_EDGE_OF_THE_)POL_CLK 0RESERVED

POL_CLK=FALLING_EDGE_OF_THE_, AP_CLK=UNDER_HARDWARE_CONTR

Description

USB clock control

Fields

AP_CLK

USB need_clock signal control

0 (UNDER_HARDWARE_CONTR): Under hardware control.

1 (FORCED_HIGH_): Forced HIGH.
POL_CLK

USB need_clock polarity for triggering the USB wake-up interrupt

0 (FALLING_EDGE_OF_THE_): Falling edge of the USB need_clock triggers the USB wake-up (default).

1 (RISING_EDGE_OF_THE_U): Rising edge of the USB need_clock triggers the USB wake-up.
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data